Design of a teaching computer with floating point unit for Computer Architecture

Andrés Gersnoviez, María Brox, Carlos Castillo-Márquez, Miguel A. Montijano-Vizcaíno, Manuel A. Ortíz-López, Francisco J. Quiles-Latorre Dept. Electronic and Computer Engineering

Escuela Politécnica Superior de Córdoba, Universidad de Córdoba Córdoba, Spain [andresgm, mbrox, i62camac, el1movim, el1orlom, el1qulaf]@uco.es

Abstract— The computer used in Computer Architecture practices of Computer Engineering at the University of Cordoba does not allow the development of floating-point instructions. As several arithmetic algorithms developed in floating-point are taught in the subject, the design of a new computer that includes an arithmetic-logical unit (ALU) capable of implementing them is presented in this paper. The work describes the structure of the new computer, the floating-point number format chosen and the correct implementation of different floating-point algorithms. The new computer allows that students understand in a more optimal way the theoretical concepts taught about floating-point arithmetic.

Keywords— Computer Architecture practices, floating point arithmetic, OrCAD software